

650V 90A N-Channel Super Junction Power MOSFET

Description:

This series of power MOSFET use N channel Multi-EPI Super-Junction technology and design to provide better characteristics, such as fast switching time, low Ciss and Crss, low on resistance and excellent avalanche characteristics, making it especially suitable for applications which require superior power density and outstanding efficiency.

Features:

- Ultra low on-resistance
- New revolutionary high voltage technology
- Ultra low gate charge and input capacitance
- 100% avalanche tested
- Rohs compliant

Mechanical Data:

- Case: TO-247 Package

Applications:

- Electronic switch in
- Swithing power supply
- UPS
- PV & wind power inverter
- Lighting

Ordering Information

Part No.	Package Type	Package	Quality(box)
KWSJ90NE65PR	TO-247	Tube	600


Product Summary

V _{DS}	R _{DS(on)} (mΩ)Typ	I _D (A)	Q _g (Typ)
650V	28 @ 10V,30A	90	183nc

TO-247



Block Diagram



Pin Definition:

1. Gate
2. Drain
3. Source

Table1 Absolute Maximum Ratings (T_C=25°C, unless otherwise specified)

Parameters	Symbol	KWSJ90NE65PR	Unit
Drain-Source Voltage	V _{DS}	650	V
Gate-Source Voltage	V _{GS}	± 30	V
Contionous Drain Current	I _D	T _C =25°C 90	A
		T _C =100°C 60	
Pulsed Drain Current (Note 2)	I _{DM}	350	A
Single Pulse Avalanche Energy(Note 3)	E _{AS}	2430	mJ
Avalanche Current(Note 1)	I _{AR}	7	A
Repetitive Avalanche Energy(Note 1)	E _{AR}	1.4	mJ
Power Dissipation T _C =25°C	P _D	460	W
Operating Junction and Storage Temperature	T _J /T _{STG}	-55 ~ +150	°C

Table 2. Thermal Characteristics

Parameters	Symbol	KWSJ90NE65PR	Unit
Thermal resistance Junction to Ambient	$R_{\theta JA}$	62	$^{\circ}\text{C/W}$
Thermal resistance Junction to Case	$R_{\theta JC}$	0.27	$^{\circ}\text{C/W}$

Table 3. Electrical Characteristics ($T_J=25^{\circ}\text{C}$, unless otherwise specified)

Parameters		Symbol	Test Conditions	Min	Typ	Max	Unit
Off Characteristics							
Drain-Source Breakdown Voltage		BV _{DSS}	V _{GS} =0V,I _D =250μA	650			V
Drain-Source Leakage Current		I _{DSS}	V _{DS} =650V,V _{GS} =0V			60	μA
Gate- Source Leakage Current	Forward	I _{GSS}	V _{GS} =30V,V _{DS} =0V			10	μA
	Reverse		V _{GS} =-30V,V _{DS} =0V			-10	μA
On Characteristics(Note 4)							
Gate Threshold Voltage		V _{GS(TH)}	V _{DS} =V _{GS} ,I _D =250μA	2.5		4.5	V
Static Drain-Source On-State Resistance		R _{DS(ON)}	V _{GS} =10V,I _D =30A		28	33	mΩ
Dynamic Characteristics(Note 5)							
Input Capacitance		C _{ISS}	V _{DS} =100V,V _{GS} =0V,f=1MHz		9380		pF
Output Capacitance		C _{OSS}			300		pF
Reverse Transfer Capacitance		C _{RSS}			8.2		pF
Switching Characteristics (Note 5)							
Turn-On Delay Time		td(on)	V _{DD} =300V,I _D =30A, V _{GS} =10V,R _G =25Ω		123		ns
Turn-On Rise Time		tr			125		ns
Turn-Off Delay Time		td(off)			625		ns
Turn-Off Fall Time		tf			143		ns
Total Gate Charge		Q _G	V _{DS} =480V,I _D =30A, V _{GS} =10V		190		nC
Gate-Source Charge		Q _{GS}			46		nC
Gate-Drain Charge		Q _{GD}			73		nC
Drain-Source Diode Characteristics and Maximum Ratings							
Drain-Source Diode Forward Voltage(Note 4)		V _{SD}	V _{GS} =0V,I _S =30A			1.2	V
Maximum Continuous Drain-Source Diode Forward Current		I _S	T _j ≤T _{j,max}			90	A
Reverse Recovery Time		trr	V _R =50V,I _F =30A		230		ns
Reverse Recovery Charge		Q _{RR}	dI _F /dt=100A/μs		3.9		μC

Notes : 1 Repetitive Rating:Pulse width limited by maximum junction temperature

2 Pulse width t_p limited by $T_{J,max}$

3 $V_{DD}=200V, I_{AS}=9A, L=60mH, R_G=25\Omega$, starting $T_J=25^{\circ}\text{C}$

4 Pulse Test: Pulse width $\leq 300\mu s$, Duty cycle $\leq 2\%$

Guaranteed by design, not subject to production

Typical Characteristics Diagrams

Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Drain Current




Figure 4. Capacitance




Figure 5. Gate charge




Figure 6. Source-Drain Diode Forward Voltage




Figure 7. Normalized $R_{DS(on)}$ vs Junction Temperature




Figure 8. BV_{DSS} vs Junction Temperature




Figure 9. Safe operating area




Figure 10. Power dissipation







Figure 11. Normalized Maximum Transient Thermal Impedance




Typical Test Circuit




1) Gate Charge Test Circuit



2) Gate Charge Waveform




3) Resistive Switching Test Circuit




4) Resistive Switching Waveforms


Typical Test Circuit




5) Diode Reverse Recovery Test Circuit



6) Diode Reverse Recovery Waveform



7) . Unclamped Inductive Switching Test Circuit



8) Unclamped Inductive Switching Waveforms

X X X N E X X X

Process Type:
 VDMOS:default
 Super junction:SJ
 Low Voltage trench:D

Package Code
 TO-220:Default
 ITO-220:F
 TO-262:E
 TO-263:D
 TO-252:M
 TO-251:N
 TO-3P:K
 TO-247:P


Rated Voltage Code
 With 2 Digital,For Example:
 600V:60
 60V:06

Rated CurrentCode
 With 1-2 Digital,
 For Example:
 4A:4,
 10A:10,
 0.8A:08

Special Function Code
 G-S ESD Protection:E
 No Protection:Default

Channel Code
 N channel:N
 P channel:P

TO-247 PACKAGE OUTLINE DIMENSIONS



Dimensions in millimeters

TO-247AB		
Dim	Min	Max
A	4.70	5.30
A1	1.80	2.20
A2	2.24	2.58
b	1.00	1.40
b1	2.60	3.60
b2	1.60	2.60
C	0.40	0.80
D	20.00	22.00
L	19.60	20.40
e	5.20	5.70
L1	3.80	4.50
P	3.00	3.70
Q	5.40	6.40
K	7.40	8.20
H	4.6TYP	