



N-Channel High Density Trench MOSFET

FEATURES

- Super high dense cell trench design for low $R_{DS(on)}$.
- Rugged and reliable.
- Surface Mount package.

PDFN3x3



PRODUCT SUMMARY		
$V_{(BR) DSS}$	$R_{DS(ON)}$	I_D
100V	16m Ω	53A

ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

PARAMETERS TEST CONDITIONS		SYMBOL	LIMITS	UNITS
Gate-Source voltage		V_{GS}	± 20	V
Continuous Drain current	$T_C = 25^\circ\text{C}$	I_D	27	A
	$T_C = 100^\circ\text{C}$		17	
Pulsed Drain Current ¹		I_{DM}	80	
Avalanche Current		I_{AS}	30	
Avalanche Energy	$L=0.1\text{mH}$	E_{AS}	45	mJ
Power Dissipation	$T_C = 25^\circ\text{C}$	P_D	27.7	W
	$T_C = 100^\circ\text{C}$		10.5	
Operating junction & Storage Temperature Range		T_s, T_{stg}	-55 to 150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNITS
Junction-to-Case	$R_{\theta Jc}$		4.5	$^\circ\text{C/W}$
Junction-to-Ambient	$R_{\theta JA}$		55	$^\circ\text{C/W}$

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	$V_{GS}=0V, I_D=250\mu A$	100			V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=250\mu A$	1.2	1.8	2.2	
Gate-Body Leakage	I_{GSS}	$V_{DS}=0V, V_{GS}=\pm 20V$			± 100	nA
Zero Gate Voltage Dain Current	I_{DSS}	$V_{DS}=80V, V_{GS}=0 V$			1	μA
		$V_{DS}=80V, V_{GS}=0V, T_J=55^{\circ}C$			5	
Drain-Source On- State Resistance ¹	$R_{DS(ON)}$	$V_{GS}=10V, I_D=10A$		16	20	m Ω
		$V_{GS}=4.5V, I_D=10A$		21	30	
Forward Trans conductance ¹	g_{fs}	$V_{DS}=5V, I_D=10A$		12		S

DYNAMIC						
Input Capacitance	C_{iss}	$V_{GS}=0V, V_{DS}=50V, f=1\text{MHz}$		849		pF
Output Capacitance	C_{oss}			185		
Reverse Transfer Capacitance	C_{rss}			8		
Gate Resistance	R_G	$V_{GS}=0V, f=1\text{MHz}$		1		Ω
Total Gate Charge ²	$Q_{g(vgs=10V)}$	$V_{DS}=50V (BR)_{DSS},$ $I_D = 20A$		17.9		nC
	$Q_{g(vgs=4.5V)}$			6.7		
Gate Source Charge ²	$Q_{gS}(V_{GS}=10V)$			2.8		
Gate-Drain Charge ²	$Q_{gd}(V_{GS}=10V)$			5.2		
Turn-On Delay Time ²	$t_{d(on)}$	$V_{DS}=30V,$ $I_D=1A, V_{GS}=10V, R_{GS}=6\Omega$		13		nS
Rise Time ²	t_r			6		
Turn-Off Delay Time ²	$t_{d(off)}$			30		
Fall Time ²	t_f			29		

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ($T_J=25^\circ\text{C}$)



Continuous Current	I_S				27	A
Forward Voltage ¹	V_{SD}	$I_F=I_S, V_{GS}=0V$		0.75	1.2	V
Reverse Recovery Time	T_{rr}	$I_F=10A, dI_F/dt=100A/\mu s$		28		nS
Reverse Recovery Charge	Q_{rr}	$I_F=10A, dI_F/dt=100A/\mu s$		23		nC

Note


b. Pulse Test Pulse width $\leq 300\mu s$, Duty Cycle $\leq 2\%$.

c. Independent of operating production testing.


Typical Characteristics




Typical Output Characteristics




On-Resistance vs G-S Voltage



Source Drain Forward Characteristics




Gate-Charge Characteristics




Normalized $V_{GS(th)}$ vs T_J


Normalized $R_{DS(on)}$ vs T_J



Capacitance



Safe Operating Area



Normalized Maximum Transient Thermal Impedance