


## 650V Super Junction Power MOSFET

### Features:


- ◊ High Speed Power Switching
- ◊ 100% UIS Tested, 100% R<sub>g</sub> Tested
- ◊ Enhanced Avalanche Ruggedness
- ◊ Lead Free, Halogen Free



### Application :

- ◊ SMPS
- ◊ Hard Switching and High Speed Circuit
- ◊ LED Lighting
- ◊ Flyback

V <sub>DS</sub>	650	V
R <sub>DS(on),max</sub>	235	mΩ
I <sub>D</sub>	17	A



Part Number	Package	Marking
KWSC65R235Y	DFN8*8	SC65R235Y

### Absolute Maximum Ratings at T<sub>j</sub>=25°C (unless otherwise specified)

Parameter	Symbol	Conditions	Value	Unit
Continuous Drain Current	I <sub>D</sub>	T <sub>C</sub> =25°C	17	A
Drain to Source Voltage	V <sub>DS</sub>	-	650	V
Gate to Source Voltage	V <sub>GS</sub>	-	±30	V
Pulsed Drain Current	I <sub>DM</sub>	-	64	A
Avalanche Energy, Single Pulse	E <sub>AS</sub>	T <sub>C</sub> =25°C	505	mJ
Power Dissipation	P <sub>D</sub>	T <sub>C</sub> =25°C	278	W
Operating and Storage Temperature	T <sub>J</sub> , T <sub>stg</sub>	-	-55 to 150	°C

### Absolute Maximum Ratings

Parameter	Symbol	Max	Unit
Thermal Resistance Junction-Case	R <sub>thJC</sub>	0.45	°C/W
Thermal Resistance Junction-Ambient	R <sub>thJA</sub>	50	°C/W

**Electrical Characteristics at  $T_j=25^\circ\text{C}$  (unless otherwise specified)**

**Static Characteristics**

Parameter	Symbol	Conditions	Value			Unit
			min	typ	max	
Drain to Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	650	-	-	V
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}}=V_{\text{DS}}, I_{\text{D}}=250\mu\text{A}$	2.4	3.4	4.4	
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=650\text{V}, T_j=25^\circ\text{C}$	-	-	1	$\mu\text{A}$
Gate to Source Leakage Current	$I_{\text{GSSF}}$	$V_{\text{GS}}=30\text{V}, V_{\text{DS}}=0\text{V}$	-	-	100	nA
	$I_{\text{GSSR}}$	$V_{\text{GS}}=-30\text{V}, V_{\text{DS}}=0\text{V}$	-	-	-1	$\mu\text{A}$
Drain to Source on Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=8\text{A}$	-	196	235.2	$\text{m}\Omega$
Gate Resistance	$R_{\text{G}}$	$V_{\text{GS}}=0\text{V}, V_{\text{DS}} \text{ Open}, f=1\text{MHz}$	-	1.7	-	$\Omega$

**Dynamic Characteristics**

Input Capacitance	$C_{\text{iss}}$	$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=50\text{V}, f=1\text{MHz}$	-	1630	-	pF
Output Capacitance	$C_{\text{oss}}$		-	110	-	
Reverse Transfer Capacitance	$C_{\text{rss}}$		-	22.0	-	
Effective output capacitance, energy related	$C_{\text{O(er)}}$	$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=0\dots480\text{V}$	-	71	-	pF
Effective output capacitance, time related	$C_{\text{O(tr)}}$		-	301	-	
Total Gate Charge	$Q_{\text{g}}$	$V_{\text{DD}}=480\text{V}, I_{\text{D}}=10\text{A}, V_{\text{GS}}=10\text{V}$	-	38.0	-	nC
Gate to Source Charge	$Q_{\text{gs}}$		-	10.6	-	
Gate to Drain (Miller) Charge	$Q_{\text{gd}}$		-	12.2	-	
Turn on Delay Time	$t_{\text{d(on)}}$	$V_{\text{DD}}=400\text{V}, I_{\text{D}}=10\text{A}, V_{\text{GS}}=10\text{V}, R_{\text{G}}=3.4\Omega$	-	11	-	ns
Rise time	$t_{\text{r}}$		-	10	-	
Turn off Delay Time	$t_{\text{d(off)}}$		-	76	-	
Fall Time	$t_{\text{f}}$		-	8	-	

**Reverse Diode Characteristics**

Diode Forward Voltage	$V_{\text{SD}}$	$V_{\text{GS}}=0\text{V}, I_{\text{F}}=10\text{A}$	-	0.83	1.1	V
Reverse Recovery Time	$t_{\text{rr}}$	$V_{\text{R}}=400\text{V}, I_{\text{F}}=10\text{A}, dI_{\text{F}}/dt=100\text{A}/\mu\text{s}$	-	330	-	ns
Reverse Recovery Charge	$Q_{\text{rr}}$		-	4.5	-	$\mu\text{C}$
Reverse Recovery Charge	$I_{\text{rm}}$		-	27.0	-	$\mu\text{C}$

Fig 1. Typical Output Characteristics




Figure 2. Typical Output Characteristics 125°C




Figure 3. On-Resistance vs. Drain Current and Gate Voltage




Figure 4. On-Resistance Variation vs. Junction Temperature




Figure 5. Typical Transfer Characteristics




Figure 6:Typical Source-Drain Diode Forward Voltage




Figure 7. Typical Gate-Charge vs. Gate-to-Source Voltage




Figure 8. Typical Capacitance vs. Drain-to-Source Voltage




Figure 9. Maximum Safe Operating Area




Figure 10. Power Dissipation




Figure 11. Normalized BV vs temperature







Figure 12. Normalized Maximum Transient Thermal Impedance, Junction-to-Case





Package Outline

**DFN8\*8**



Symbol	Dimensions(mm)		
	Min.	Typ.	Max.
A	0.80	0.85	0.90
A1	0.00	0.02	0.05
A3		0.20REF	
b	0.90	1.00	1.10
D	7.90	8.00	8.10
D2	7.10	7.20	7.30
E	7.90	8.00	8.10
E2	4.25	4.35	4.45
e		2.00(BSC)	
K	2.65	2.75	2.85
L	0.40	0.50	0.60
R		0.20REF	