


## Dual N-ch 20V Fast Switching MOSFETs

### Features:

- ★ Green Device Available
- ★ Super Low Gate Charge
- ★ Excellent Cdv/dt effect decline
- ★ Advanced high cell density Trench technology




TSSOP8 Pin Configuration

### Description:

The KWO2732 is the low RDSON trenched N-CH MOSFETs with robust ESD protection. This product is suitable for Lithium-ion battery pack applications.

The KWO2732 meet the RoHS and Green Product requirement with full function reliability approved.



### Product Summary

BVDSS	RDSON	ID
20V	18.5mΩ	7A

### Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
$V_{DS}$	Drain-Source Voltage	20	V
$V_{GS}$	Gate-Source Voltage	$\pm 12$	V
$I_D@T_A=25^\circ C$	Continuous Drain Current <sup>1</sup>	7	A
$I_D@T_A=70^\circ C$	Continuous Drain Current <sup>1</sup>	5.6	A
$I_{DM}$	Pulsed Drain Current <sup>2</sup>	28	A
$P_D@T_A=25^\circ C$	Total Power Dissipation <sup>3</sup>	1.5	W
$T_{STG}$	Storage Temperature Range	-55 to 150	$^\circ C$
$T_J$	Operating Junction Temperature Range	-55 to 150	$^\circ C$

### Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
$R_{\theta JA}$	Thermal Resistance Junction-ambient <sup>1</sup>	---	85	$^\circ C/W$

**Electrical Characteristics (T<sub>J</sub>=25 °C, unless otherwise noted)**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =250uA	20	---	---	V
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance <sup>2</sup>	V <sub>GS</sub> =4.5V, I <sub>D</sub> =3.5A	14	15.5	18.5	mΩ
		V <sub>GS</sub> =4.0V, I <sub>D</sub> =3.5A	14.5	17	19.5	
		V <sub>GS</sub> =3.7V, I <sub>D</sub> =3.5A	15	17.5	20	
		V <sub>GS</sub> =3.1V, I <sub>D</sub> =3.5A	16	19.5	23	
		V <sub>GS</sub> =2.5V, I <sub>D</sub> =3.5A	18	23.5	28.5	
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>GS</sub> =V <sub>DS</sub> , I <sub>D</sub> =250uA	0.5	---	1.2	V
I <sub>DSS</sub>	Drain-Source Leakage Current	V <sub>DS</sub> =16V, V <sub>GS</sub> =0V, T <sub>J</sub> =25°C	---	---	1	uA
I <sub>GSS</sub>	Gate-Source Leakage Current	V <sub>GS</sub> =±8V, V <sub>DS</sub> =0V	---	---	±100	nA
g <sub>fs</sub>	Forward Transconductance	V <sub>DS</sub> =5V, I <sub>D</sub> =3.5A	---	20	---	S
Q <sub>g</sub>	Total Gate Charge (4.5V)	V <sub>DS</sub> =15V, V <sub>GS</sub> =4.5V, I <sub>D</sub> =7A	---	11.3	---	nC
Q <sub>gs</sub>	Gate-Source Charge		---	1.59	---	
Q <sub>gd</sub>	Gate-Drain Charge		---	2.86	---	
T <sub>d(on)</sub>	Turn-On Delay Time	V <sub>DD</sub> =10V, V <sub>GS</sub> =4.5V, R <sub>G</sub> =3.3Ω I <sub>D</sub> =3.5A	---	5	---	ns
T <sub>r</sub>	Rise Time		---	33.4	---	
T <sub>d(off)</sub>	Turn-Off Delay Time		---	27	---	
T <sub>f</sub>	Fall Time		---	8.8	---	
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> =15V, V <sub>GS</sub> =0V, f=1MHz	---	865	---	pF
C <sub>oss</sub>	Output Capacitance		---	86	---	
C <sub>rss</sub>	Reverse Transfer Capacitance		---	72	---	


**Diode Characteristics**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I <sub>s</sub>	Continuous Source Current <sup>1,4</sup>	V <sub>G</sub> =V <sub>D</sub> =0V, Force Current	---	---	7	A
V <sub>SD</sub>	Diode Forward Voltage <sup>2</sup>	V <sub>GS</sub> =0V, I <sub>s</sub> =1A, T <sub>J</sub> =25°C	---	---	1.2	V


Note :

- 1.The data tested by surface mounted on a 1 inch<sup>2</sup> FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width ≤ 300us , duty cycle ≤ 2%
- 3.The power dissipation is limited by 150°C junction temperature
- 4.The data is theoretically the same as I<sub>D</sub> and I<sub>DM</sub>, in real applications , should be limited by total power dissipation.


**Typical Characteristics**




**Fig.1 Typical Output Characteristics**




**Fig.2 On-Resistance vs. Gate-Source Voltage**




**Fig.3 Forward Characteristics of Reverse**




**Fig.4 Gate-Charge Characteristics**




**Fig.5  $V_{GS(th)}$  vs.  $T_J$**




**Fig.6 Normalized  $R_{DS(on)}$  vs.  $T_J$**




**Fig.7 Capacitance**




**Fig.8 Safe Operating Area**



**Fig.9 Normalized Maximum Transient Thermal Impedance**




**Fig.10 Switching Time Waveform**



**Fig.11 Gate Charge Waveform**

## TSSOP8 Package Outline Dimensions



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
D	2.900	3.100	0.114	0.122
E	4.300	4.500	0.169	0.177
b	0.190	0.300	0.007	0.012
c	0.090	0.200	0.004	0.008
E1	6.250	6.550	0.246	0.258
A		1.200		0.047
A2	0.800	1.000	0.031	0.039
A1	0.050	0.150	0.002	0.006
e	0.65 (BSC)		0.026 (BSC)	
L	0.500	0.700	0.020	0.028
H	0.25(TYP)		0.01(TYP)	
$\theta$	1°	7°	1°	7°

## Marking Instruction

