

N-Ch 40V Fast Switching MOSFETs

Features:

- ★ 100% EAS Guaranteed
- ★ Green Device Available
- ★ Super Low Gate Charge
- ★ Excellent CdV/dt effect decline
- ★ Advanced high cell density Trench technology




PRPAK3X3 Pin Configuration

Description:

The KSPRB4016 is the high cell density trenched N-ch MOSFETs, which provide excellent RDSON and gate charge for most of the synchronous buck converter applications.

The KSPRB4016 meet the RoHS and Green Product requirement 100% EAS guaranteed with full function reliability approved.



Product Summary

BVDSS	RDSON	ID
40V	6.5mΩ	40A

Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
V _{DS}	Drain-Source Voltage	40	V
V _{GS}	Gate-Source Voltage	±20	V
I _D @T _c =25°C	Continuous Drain Current, V _{GS} @ 10V ¹	40	A
I _D @T _c =100°C	Continuous Drain Current, V _{GS} @ 10V ¹	31	A
I _{DM}	Pulsed Drain Current ²	140	A
EAS	Single Pulse Avalanche Energy ³	101	mJ
I _{AS}	Avalanche Current	45	A
P _D @T _c =25°C	Total Power Dissipation ⁴	36.7	W
T _{STG}	Storage Temperature Range	-55 to 150	°C
T _J	Operating Junction Temperature Range	-55 to 150	°C

Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
R _{θJA}	Thermal Resistance Junction-Ambient ¹	---	75	°C/W
R _{θJC}	Thermal Resistance Junction-Case ¹	---	3.4	°C/W

Electrical Characteristics ($T_J=25^{\circ}\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}$, $I_{\text{D}}=250\mu\text{A}$	40	---	---	V
$R_{\text{DS}(\text{ON})}$	Static Drain-Source On-Resistance ²	$V_{\text{GS}}=10\text{V}$, $I_{\text{D}}=10\text{A}$	---	5	6.5	$\text{m}\Omega$
		$V_{\text{GS}}=4.5\text{V}$, $I_{\text{D}}=5\text{A}$	---	6.5	9	
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	$V_{\text{GS}}=V_{\text{DS}}$, $I_{\text{D}}=250\mu\text{A}$	1.0	---	2.5	V
I_{DSS}	Drain-Source Leakage Current	$V_{\text{DS}}=32\text{V}$, $V_{\text{GS}}=0\text{V}$, $T_J=25^{\circ}\text{C}$	---	---	1	uA
		$V_{\text{DS}}=32\text{V}$, $V_{\text{GS}}=0\text{V}$, $T_J=55^{\circ}\text{C}$	---	---	5	
I_{GSS}	Gate-Source Leakage Current	$V_{\text{GS}}=\pm 20\text{V}$, $V_{\text{DS}}=0\text{V}$	---	---	± 100	nA
g_{fs}	Forward Transconductance	$V_{\text{DS}}=5\text{V}$, $I_{\text{D}}=5\text{A}$	---	27	---	S
Q_g	Total Gate Charge (4.5V)	$V_{\text{DS}}=20\text{V}$, $V_{\text{GS}}=4.5\text{V}$, $I_{\text{D}}=10\text{A}$	---	20	---	nC
Q_{gs}	Gate-Source Charge		---	5.8	---	
Q_{gd}	Gate-Drain Charge		---	9.5	---	
$T_{\text{d}(\text{on})}$	Turn-On Delay Time	$V_{\text{DD}}=15\text{V}$, $V_{\text{GS}}=10\text{V}$, $R_{\text{G}}=3.3\Omega$ $I_{\text{D}}=1\text{A}$	---	15.2	---	ns
T_r	Rise Time		---	8.8	---	
$T_{\text{d}(\text{off})}$	Turn-Off Delay Time		---	74	---	
T_f	Fall Time		---	7	---	
C_{iss}	Input Capacitance	$V_{\text{DS}}=15\text{V}$, $V_{\text{GS}}=0\text{V}$, $f=1\text{MHz}$	---	2354	---	pF
C_{oss}	Output Capacitance		---	215	---	
C_{rss}	Reverse Transfer Capacitance		---	175	---	

Diode Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I_s	Continuous Source Current ^{1,5}	$V_G=V_D=0\text{V}$, Force Current	---	---	40	A
V_{SD}	Diode Forward Voltage ²	$V_{\text{GS}}=0\text{V}$, $I_s=1\text{A}$, $T_J=25^{\circ}\text{C}$	---	---	1	V

Note :

- 1.The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$
- 3.The EAS data shows Max. rating . The test condition is $V_{\text{DD}}=25\text{V}$, $V_{\text{GS}}=10\text{V}$, $L=0.1\text{mH}$, $I_{\text{AS}}=45\text{A}$
- 4.The power dissipation is limited by 150°C junction temperature
- 5.The data is theoretically the same as I_{D} and I_{DM} , in real applications , should be limited by total power dissipation.

Typical Characteristics




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs. G-S Voltage




Fig.3 Source Drain Forward Characteristics




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ vs. T_J




Fig.6 Normalized $R_{DS(on)}$ vs. T_J




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform





Fig.11 Unclamped Inductive Switching Wave

PRPAK3X3 Package Outline Dimensions



SYMBOLS	MILLIMETERS			INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	0.70	0.80	0.90	0.028	0.031	0.035
A2	0.00	--	0.05	0.000	--	0.002
B	0.24	0.30	0.35	0.009	0.012	0.014
C	0.10	0.15	0.25	0.004	0.006	0.010
D	2.90	3.00	3.20	0.114	0.118	0.126
D2	2.15	2.35	2.59	0.085	0.093	0.102
E	2.90	3.00	3.12	0.114	0.118	0.123
E2	3.05	3.20	3.45	0.120	0.126	0.136
E3	1.55	1.75	1.95	0.061	0.069	0.077
E4	0.48	0.58	0.68	0.019	0.023	0.027
E5	0.28	0.43	0.58	0.011	0.017	0.023
E6	0.43	0.63	0.87	0.017	0.025	0.034
L	0.30	0.40	0.50	0.012	0.016	0.020
L2	0.00	--	0.10	0.000	--	0.004
e	--	0.65	--	--	0.026	--

Marking Instruction

