


P-Ch 30V Fast Switching MOSFETs

Features:

- ★ 100% EAS Guaranteed
- ★ Green Device Available
- ★ Super Low Gate Charge
- ★ Excellent CdV/dt effect decline
- ★ Advanced high cell density Trench technology




SOT89 Pin Configuration

Description:

The KMK3113 is the high cell density trenched P-ch MOSFETs, which provide excellent RDSON and gate charge for most of the synchronous buck converter applications.

The KMK3113 meet the RoHS and Green Product requirement, 100% EAS guaranteed with full function reliability approved.



Product Summary

BVDSS	RDSON	ID
-30V	40mΩ	-5A

Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	-30	V
V_{GS}	Gate-Source Voltage	±20	V
$I_D@T_A=25^{\circ}C$	Continuous Drain Current, V_{GS} @ -10V ¹	-5	A
$I_D@T_A=70^{\circ}C$	Continuous Drain Current, V_{GS} @ -10V ¹	-4	A
I_{DM}	Pulsed Drain Current ²	-25	A
$P_D@T_A=25^{\circ}C$	Total Power Dissipation ³	1.5	W
T_{STG}	Storage Temperature Range	-55 to 150	°C
T_J	Operating Junction Temperature Range	-55 to 150	°C

Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
$R_{\theta JA}$	Thermal Resistance Junction-Ambient ¹	---	85	°C/W
$R_{\theta JC}$	Thermal Resistance Junction-Case ¹	---	24	°C/W

Electrical Characteristics ($T_J=25\text{ }^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=-250\mu A$	-30	---	---	V
$\Delta BV_{DSS}/\Delta T_J$	BV_{DSS} Temperature Coefficient	Reference to $25\text{ }^\circ\text{C}$, $I_D=-1mA$	---	-0.016	---	V/ $^\circ\text{C}$
$R_{DS(ON)}$	Static Drain-Source On-Resistance ²	$V_{GS}=-10V, I_D=-5A$	---	32	40	m Ω
		$V_{GS}=-4.5V, I_D=-4A$	---	50	62	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{GS}=V_{DS}, I_D=-250\mu A$	-1.2	-1.5	-2.5	V
$\Delta V_{GS(th)}$	$V_{GS(th)}$ Temperature Coefficient		---	-2.8	---	mV/ $^\circ\text{C}$
I_{DSS}	Drain-Source Leakage Current	$V_{DS}=-24V, V_{GS}=0V, T_J=25\text{ }^\circ\text{C}$	---	---	-1	μA
		$V_{DS}=-24V, V_{GS}=0V, T_J=55\text{ }^\circ\text{C}$	---	---	-5	
I_{GSS}	Gate-Source Leakage Current	$V_{GS}=\pm 20V, V_{DS}=0V$	---	---	± 100	nA
g_{fs}	Forward Transconductance	$V_{DS}=-5V, I_D=-5A$	---	13.7	---	S
R_g	Gate Resistance	$V_{DS}=0V, V_{GS}=0V, f=1MHz$		15	30	Ω
Q_g	Total Gate Charge (-4.5V)	$V_{DS}=-15V, V_{GS}=-4.5V, I_D=-5A$	---	9.8	14	nC
Q_{gs}	Gate-Source Charge		---	3.6	5.1	
Q_{gd}	Gate-Drain Charge		---	3.2	4.5	
$T_{d(on)}$	Turn-On Delay Time	$V_{DD}=-15V, V_{GS}=-10V, R_G=3.3\Omega, I_D=-5A$	---	5.0	10	ns
T_r	Rise Time		---	27.2	49	
$T_{d(off)}$	Turn-Off Delay Time		---	41	82	
T_f	Fall Time		---	17.5	35	
C_{iss}	Input Capacitance	$V_{DS}=-15V, V_{GS}=0V, f=1MHz$	---	1100	1540	pF
C_{oss}	Output Capacitance		---	150	210	
C_{rss}	Reverse Transfer Capacitance		---	125	175	

Diode Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I_S	Continuous Source Current ^{1,4}	$V_G=V_D=0V$, Force Current	---	---	-5	A
I_{SM}	Pulsed Source Current ^{2,4}		---	---	-25	A
V_{SD}	Diode Forward Voltage ²	$V_{GS}=0V, I_S=-1A, T_J=25\text{ }^\circ\text{C}$	---	---	-1.2	V
t_{rr}	Reverse Recovery Time	$I_F=5A, di/dt=100A/\mu s, T_J=25\text{ }^\circ\text{C}$	---	6.2	---	nS
Q_{rr}	Reverse Recovery Charge		---	1.0	---	nC

Note :

- 1.The data tested by surface mounted on a 1 inch² FR-4 board with 20Z copper.
- 2.The data tested by pulsed , pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$
- 3.The power dissipation is limited by $150\text{ }^\circ\text{C}$ junction temperature
- 4.The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.

Typical Characteristics




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance v.s Gate-Source




Fig.3 Forward Characteristics of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ vs. T_J




Fig.6 Normalized $R_{DS(on)}$ vs. T_J




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Gate Charge Waveform