


N-Channel High Density Trench MOSFET

Features:


- Super high dense cell trench design for low $R_{DS(on)}$.
- Rugged and reliable.
- Surface Mount package.

SOT-23-3L



PRODUCT SUMMARY

V_{DSS}	I_D	$R_{DS(on)}$ (m-ohm) Max
100V	2	120 @ $V_{GS} = 10V$
	1	150 @ $V_{GS} = 4.5V$



ABSOLUTE MAXIMUM RATINGS ($T_A = 25\text{ }^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	100	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous ^a @ $T_A = 25\text{ }^\circ\text{C}$ -Pulse ^b	I_D	4.1	A
	I_{DM}	16.4	A
Drain-Source Diode Forward Current ^a	I_S	1.2	A
Maximum Power Dissipation ^a	P_D	$T_A = 25\text{ }^\circ\text{C}$	1
		$T_A = 75\text{ }^\circ\text{C}$	0.65
Operating Junction and Storage Temperature Range	T_J, T_{STG}	- 55 to 150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance, Junction-to-Ambient ^a	R_{thJA}	125	$^\circ\text{C/W}$
--	------------	-----	--------------------

Note

a. Surface Mounted on FR4 Board, $t \leq 10\text{sec}$.

b. Pulse width limited by maximum junction temperature.

Parameter	Symbol	Condition	Min	Typ ^c	Max	Unit
OFF CHARACTERISTICS						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} = 0V , I _D = 250uA	100			V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 80V , V _{GS} = 0V			1	uA
Gate-Body Leakage	I _{GSS}	V _{GS} = ±20V , V _{DS} = 0V			±100	uA
ON CHARACTERISTICS^b						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250uA	1.2	1.8	2.5	V
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10V , I _D = 2A		92	120	m-ohm
		V _{GS} = 4.5V , I _D = 1A		120	150	
Forward Transconductance	g _{fs}	V _{DS} = 10V , I _D = 2A		11		S
DRAIN-SOURCE DIODE CHARACTERISTICS^b						
Diode Forward Voltage	V _{SD}	V _{GS} = 0V , I _S = 1.2A			1.2	V
DYNAMIC CHARACTERISTICS^c						
Input Capacitance	C _{ISS}	V _{DS} = 50V , V _{GS} = 0V f = 1.0MHz		185		pF
Output Capacitance	C _{OSS}			31		pF
Reverse Transfer Capacitance	C _{RSS}			2.8		pF
SWITCHING CHARACTERISTICS^c						
Turn-On Delay Time	t _{D(ON)}	V _{DD} = 50V , I _D = 1A V _{GEN} = 10V R _L = 3 ohm R _{GEN} = 3ohm		4.8		ns
Rise Time	t _r			19		ns
Turn-Off Delay Time	t _{D(OFF)}			17		ns
Fall Time	t _f			6.2		ns
Total Gate Charge	Q _g	V _{DS} = 50V		3.6		nC
Gate-Source Charge	Q _{gs}	I _D = 2A		0.68		nC
Gate-Drain Charge	Q _{gd}	V _{GS} = 10V		0.9		nC

Note

b. Pulse Test Pulse width ≤ 300us , Duty Cycle ≤ 2% .

c. Guaranteed by design , not subject to production testing .




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs G-S Voltage




Fig.3 Source Drain Forward Characteristics




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ vs T_J




Fig.6 Normalized $R_{DS(on)}$ vs T_J




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Gate Charge Waveform