

Dual P-Channel High Density Trench MOSFET


Features:

- Super high dense cell trench design for low $R_{DS(on)}$.
- Rugged and reliable.
- Surface Mount package.
- ESD Protected.

PRODUCT SUMMARY

V_{DSS}	I_D	$R_{DS(on)}$ (m-ohm) Max
-20V	-0.8	600 @ $V_{GS} = 4.5V$
	-0.6	800 @ $V_{GS} = 2.5V$

SOT-563



ABSOLUTE MAXIMUM RATINGS ($T_A = 25\text{ }^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	20	V
Gate-Source Voltage	V_{GS}	± 8	V
Drain Current-Continuous ^a @ $T_A = 25\text{ }^\circ\text{C}$ -Pulse ^b	I_D	-1	A
	I_{DM}	-4	A
Drain-Source Diode Forward Current ^a	I_S	1	A
Maximum Power Dissipation ^a	P_D	$T_A = 25\text{ }^\circ\text{C}$	1.25
		$T_A = 75\text{ }^\circ\text{C}$	0.75
Operating Junction and Storage Temperature Range	T_J, T_{STG}	- 55 to 150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance, Junction-to-Ambient ^a	R_{thJA}	100	$^\circ\text{C/W}$
--	------------	-----	--------------------

Note

a. Surface Mounted on FR4 Board, $t \leq 10\text{sec}$.

b. Pulse width limited by maximum junction temperature.

ELECTRICAL CHARACTERISTICS ($T_A = 25\text{ }^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ ^c	Max	Unit
OFF CHARACTERISTICS						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{GS} = 0V, I_D = 250\mu A$	-20			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = -20V, V_{GS} = 0V$			1	μA
Gate-Body Leakage	I_{GSS}	$V_{GS} = \pm 8V, V_{DS} = 0V$			± 10	μA
ON CHARACTERISTICS^b						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 250\mu A$	0.5	0.7	1	V
Drain-Source On-State Resistance	$R_{DS(on)}$	$V_{GS} = -4.5V, I_D = -0.8A$		600	800	m-ohm
		$V_{GS} = -2.5V, I_D = -0.6A$		800	1000	
Forward Transconductance	g_{fs}	$V_{DS} = 5V, I_D = 4A$		10.7		S
DRAIN-SOURCE DIODE CHARACTERISTICS^b						
Diode Forward Voltage	V_{SD}	$V_{GS} = 0V, I_S = 1.7A$		-0.7	-1.2	V
DYNAMIC CHARACTERISTICS^c						
Input Capacitance	C_{ISS}	$V_{DS} = 6V, V_{GS} = 0Vf = 1.0MHz$		507		pF
Output Capacitance	C_{OSS}			128		pF
Reverse Transfer Capacitance	C_{RSS}			71		pF
SWITCHING CHARACTERISTICS^c						
Turn-On Delay Time	$t_{D(ON)}$	$V_{DD} = -6V, I_D = -0.8A$ $V_{GEN} = 4.5V$ $R_L = 6\text{ ohm}$ $R_{GEN} = 6\text{ ohm}$		6	9	ns
Rise Time	t_r			12	38	ns
Turn-Off Delay Time	$t_{D(OFF)}$			27	36	ns
Fall Time	t_f			6.8		ns
Total Gate Charge	Q_g	$V_{DS} = -6V$		18		nC
Gate-Source Charge	Q_{gs}	$I_D = -0.8A$		4.2		nC
Gate-Drain Charge	Q_{gd}	$V_{GS} = -4.5V$		2.8		nC

Note

b. Pulse Test Pulse width $\leq 300\mu s$, Duty Cycle $\leq 2\%$.

c. Guaranteed by design, not subject to production testing.




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Breakdown Voltage Variation with Temperature




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Gate Charge




Figure 7. Maximum Safe Operating Area




Figure 8. Body Diode Forward Voltage Variation with Source Current





Figure 9. Switching Test Circuit and Switching Waveforms




Figure 10. Normalized Thermal Transient Impedance Curve