

Dual P-Channel High Density Trench MOSFET

Features:


- Super high dense cell trench design for low $R_{DS(on)}$.
- Rugged and reliable.
- Surface Mount package.
- ESD Protected.

SOT-563



PRODUCT SUMMARY

V_{DSS}	I_D	$R_{DS(on)}$ (m-ohm) Max
-20V	-0.8	600 @ $V_{GS} = 4.5V$
	-0.6	800 @ $V_{GS} = 2.5V$



ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	20	V
Gate-Source Voltage	V_{GS}	± 8	V
Drain Current-Continuous ^a @ $T_A = 25^\circ C$ -Pulse ^b	I_D	-1	A
	I_{DM}	-4	A
Drain-Source Diode Forward Current ^a	I_S	1	A
Maximum Power Dissipation ^a	P_D	1.25	W
		0.75	
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 to 150	$^\circ C$

THERMAL CHARACTERISTICS

Thermal Resistance, Junction-to-Ambient ^a	R_{thJA}	100	$^\circ C/W$
--	------------	-----	--------------

Note

a. Surface Mounted on FR4 Board , $t \leq 10sec$.

b. Pulse width limited by maximum junction temperature.



ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ ^c	Max	Unit
OFF CHARACTERISTICS						
Drain-Source Breakdown Voltage	BV_{DSS}	$\text{V}_{\text{GS}} = 0\text{V}$, $\text{I}_D = 250\mu\text{A}$	-20			V
Zero Gate Voltage Drain Current	I_{DSS}	$\text{V}_{\text{DS}} = -20\text{V}$, $\text{V}_{\text{GS}} = 0\text{V}$		1		μA
Gate-Body Leakage	I_{GSS}	$\text{V}_{\text{GS}} = \pm 8\text{V}$, $\text{V}_{\text{DS}} = 0\text{V}$		± 10		μA
ON CHARACTERISTICS^b						
Gate Threshold Voltage	$\text{V}_{\text{GS(th)}}$	$\text{V}_{\text{DS}} = \text{V}_{\text{GS}}$, $\text{I}_D = 250\mu\text{A}$	0.5	0.7	1	V
Drain-Source On-State Resistance	$\text{R}_{\text{DS(on)}}$	$\text{V}_{\text{GS}} = -4.5\text{V}$, $\text{I}_D = -0.8\text{A}$		600	800	m-ohm
		$\text{V}_{\text{GS}} = -2.5\text{V}$, $\text{I}_D = -0.6\text{A}$		800	1000	
Forward Transconductance	g_{fs}	$\text{V}_{\text{DS}} = 5\text{V}$, $\text{I}_D = 4\text{A}$		10.7		S
DRAIN-SOURCE DIODE CHARACTERISTICS^b						
Diode Forward Voltage	V_{SD}	$\text{V}_{\text{GS}} = 0\text{V}$, $\text{I}_S = 1.7\text{A}$		-0.7	-1.2	V
DYNAMIC CHARACTERISTICS^c						
Input Capacitance	C_{iss}	$\text{V}_{\text{DS}} = 6\text{V}$, $\text{V}_{\text{GS}} = 0\text{V}$, $f = 1.0\text{MHz}$		507		pF
Output Capacitance	C_{oss}			128		pF
Reverse Transfer Capacitance	C_{rss}			71		pF
SWITCHING CHARACTERISTICS^c						
Turn-On Delay Time	$\text{t}_{\text{D(ON)}}$	$\text{V}_{\text{DD}} = -6\text{V}$, $\text{I}_D = -0.8\text{A}$ $\text{V}_{\text{GEN}} = 4.5\text{V}$ $\text{R}_L = 6 \text{ ohm}$ $\text{R}_{\text{GEN}} = 6 \text{ ohm}$		6	9	ns
Rise Time	t_r			12	38	ns
Turn-Off Delay Time	$\text{t}_{\text{D(OFF)}}$			27	36	ns
Fall Time	t_f			6.8		ns
Total Gate Charge	Q_{g}	$\text{V}_{\text{DS}} = -6\text{V}$ $\text{I}_D = -0.8\text{A}$ $\text{V}_{\text{GS}} = -4.5\text{V}$		18		nC
Gate-Source Charge	Q_{gs}			4.2		nC
Gate-Drain Charge	Q_{gd}			2.8		nC

Note

b. Pulse Test Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.

c. Guaranteed by design, not subject to production testing.




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Breakdown Voltage Variation with Temperature




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature






Figure 6. Gate Charge



VDS , Drain-Source Voltage (V)

Figure 7. Maximum Safe Operating Area



VSD , Body Diode Forward Voltage (V)

Figure 8. Body Diode Forward Voltage Variation with Source Current




Figure 9. Switching Test Circuit and Switching Waveforms




Figure 10. Normalized Thermal Transient Impedance Curve