


Dual N-Channel High Density Trench MOSFET


Features:

- Super high dense cell trench design for low $R_{DS(on)}$.
- Rugged and reliable.
- Surface Mount package.



PRODUCT SUMMARY

V_{DSS}	I_D	$R_{DS(on)}$ (m-ohm) Max
20V	0.6A	500 @ $V_{GS} = 4.5V$
	0.4A	800 @ $V_{GS} = 2.5V$



ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	20	V
Gate-Source Voltage	V_{GS}	± 12	V
Drain Current-Continuous ^a @ $T_A = 25^\circ C$ -Pulse ^b	I_D	0.8	A
	I_{DM}	3.2	A
Drain-Source Diode Forward Current ^a	I_S	0.6	A
Maximum Power Dissipation ^a	P_D	0.5	W
		0.3	
Operating Junction and Storage Temperature Range	T_J, T_{STG}	- 55 to 150	°C

THERMAL CHARACTERISTICS

Thermal Resistance, Junction-to-Ambient ^a	R_{thJA}	250	°C/W
--	------------	-----	------

Note

a. Surface Mounted on FR4 Board , $t \leq 10\text{sec}$.

b. Pulse width limited by maximum junction temperature.









ELECTRICAL CHARACTERISTICS (T_A = 25 °C unless otherwise noted)




Parameter	Symbol	Condition	Min	Typ ^c	Max	Unit
OFF CHARACTERISTICS						
Drain-Source Breakdown Voltage	BVDSS	V _{GS} = 0V , I _D = 250uA	20			V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 20V , V _{GS} = 0V		1		uA
Gate-Body Leakage	I _{GSS}	V _{GS} = ±8V , V _{DS} = 0V		±10		uA
ON CHARACTERISTICS^b						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250uA	0.5	0.7	1	V
Drain-Source On-State Resistance	R _{DSON}	V _{GS} = 4.5V , I _D = 0.6A		300	500	m-ohm
		V _{GS} = 2.5V , I _D = 0.4A		600	800	
Forward Transconductance	g _{fs}	V _{DS} = 5V , I _D = 0.3A		3		S
DRAIN-SOURCE DIODE CHARACTERISTICS^b						
Diode Forward Voltage	V _{SD}	V _{GS} = 0V , I _S = 0.3A		0.7	1.2	V
DYNAMIC CHARACTERISTICS^c						
Input Capacitance	C _{ISS}	V _{DS} = 6V , V _{GS} = 0V f = 1.0MHz		42		pF
Output Capacitance	C _{OSS}			23		pF
Reverse Transfer Capacitance	C _{RSS}			19		pF
SWITCHING CHARACTERISTICS^c						
Turn-On Delay Time	t _{D(ON)}	V _{DD} = 6V , I _D = 0.3A V _{GEN} = 4.5V R _L = 6 ohm R _{GEN} = 6 ohm		5	9	ns
Rise Time	t _r			15	42	ns
Turn-Off Delay Time	t _{D(OFF)}			25	28	ns
Fall Time	t _f			7.6		ns
Total Gate Charge	Q _g	V _{DS} = 6V I _D = 0.3A V _{GS} = 4.5V		3.4		nC
Gate-Source Charge	Q _{gs}			2.5		nC
Gate-Drain Charge	Q _{gd}			1.7		nC

Note

b. Pulse Test Pulse width ≤ 300us , Duty Cycle ≤ 2%.

c. Guaranteed by design , not subject to production testing .





Switching Test Circuit and Switching Waveforms

