


P-Channel High Density Trench MOSFET

Features:


- Super high dense cell trench design for low $R_{DS(on)}$.
- Rugged and reliable.
- SOT-23-3L package.

SOT-23-3L



PRODUCT SUMMARY

V_{DSS}	I_D	$R_{DS(on)}$ (m Ω) Max
-30V	-6 A	32 @ $V_{GS} = -10V$
		58 @ $V_{GS} = -4.5V$
		78 @ $V_{GS} = -2.5V$



DEVICE MARKING

KW2605GE= 2605

ABSOLUTE MAXIMUM RATINGS ($T_A = 25\text{ }^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	-30	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous ^a @ $T_A = 25\text{ }^\circ\text{C}$ -Pulse ^b	I_D	-6	A
	I_{DM}	-24	A
Drain-Source Diode Forward Current ^a	I_S	-2.3	A
Maximum Power Dissipation ^a	P_D	1.25	W
Operating Junction and Storage Temperature Range	T_J, T_{STG}	- 55 to 150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Parameter	Symbol	Typ ^c	Max	Unit
Thermal Resistance, Junction-to-Ambient _a	R_{thJA}	75	100	$^\circ\text{C}/\text{W}$

Notes :

a. Surface Mounted on FR4 Board , $t \leq 5\text{sec}$.

b. Pulse Test† : Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.

ELECTRICAL CHARACTERISTICS (T_A = 25 °C unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ ^c	Max	Unit
OFF CHARACTERISTICS						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} = 0V , I _D = -250uA	- 30			V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = -20V , V _{GS} = 0V			-1	uA
Gate-Body Leakage	I _{GSS}	V _{GS} = -12V , V _{DS} = 0V			-100	nA
ON CHARACTERISTICS						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = -250uA	-1	-1.5	-2	V
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = -10V , I _D = -4.2A		25	32	mΩ
		V _{GS} = -4.5V , I _D = -4.0A		43	58	mΩ
		V _{GS} = -2.5V , I _D = -1.0A		65	78	mΩ
DRAIN-SOURCE DIODE CHARACTERISTICS						
Diode Forward Voltage	V _{SD}	V _{GS} = 0V , I _S = -1.0A			-1.0	V
DYNAMIC CHARACTERISTICS						
Input Capacitance	C _{ISS}	V _{DS} = 15V , V _{GS} = 0V f = 1.0MHz		987		pF
Output Capacitance	C _{OSS}			246		pF
Reverse Transfer Capacitance	C _{RSS}			110		pF
SWITCHING CHARACTERISTICS						
Turn-On Delay Time	t _{D(ON)}	V _{DD} = -15V , I _D = -1A		38		ns
Rise Time	t _r		V _{GEN} = -4.5V		4.2	
Turn-Off Delay Time	t _{D(OFF)}	R _L = 15 Ω		13		ns
Fall Time	t _f	R _{GEN} = 10 Ω		7.8		ns
Total Gate Charge	Q _g	V _{DS} = -15V I _D = -1A		18.2		nC
Gate-Source Charge	Q _{gs}			4.2		nC
Gate-Drain Charge	Q _{gd}		V _{GS} = -10V		5.1	

Note
b. Pulse Test: Pulse width ≤ 300us , Duty Cycle ≤ 2% .
c. Guaranteed by design , not subject to production testing .




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 6. Breakdown Voltage Variation with Temperature




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 7. Gate Charge




Figure 9. Maximum Safe Operating Area




Figure 8. Body Diode Forward Voltage Variation with Source Current





Figure 10. Switching Test Circuit and Switching Waveforms








Figure 11. Normalized Thermal Transient Impedance Curve



NOTE:

1. ALL DIMENSION ARE METRIC.
2. PACKAGE SURFACE TO BE MATTE FINISH : R_a 0.3 μ M MAX.
3. MAX MISMATCH OF TOP AND BTM PACKAGE TO BE 0.038mm.
4. MAX OFFSET/MISALIGNMENT OF PACKAGE TO L/F TO BE 0.05.
5. LEAD FRAM MATERIAL : A194 F.H THICKNESS : 0.152 ± 0.008 .