



N-Channel High Density Trench MOSFET

Features:

- Super high dense cell trench design for low $R_{DS(on)}$.
- Rugged and reliable.
- Surface Mount package.

V (BR) DSS	RDS (ON)	I D
60V	4.4m Ω	80A

PDFN5x6



PARAMETERS TEST CONDITIONS		SYMBOL	LIMITS	UNITS
Gate-Source voltage		VGS	± 20	V
Continuous Drain current	TC = 25°C	ID	80	A
	TC = 100 °C		52	
Pulsed Drain Current ¹		IDM	300	
Avalanche Current		IAS	42	
Avalanche Energy		L=0.5mH EAS	92	mJ
Power Dissipation	TC = 25°C	PD	54.2	W
	TC = 100 °C		28	
Operating junction & Storage Temperature Range		TS, TSTG	-55 to 150	°C


Thermal Resistance	SYMBOL	TYPICAL	MAXIMUM	UNITS
Junction-to-Case	RthJC		2.4	°C/W
Junction-Ambient	RthJA		56	°C/W

Parameter	Symbol	TEST CONDITIONS	LIMITS			Unit
			Min	Typ	Max	
STATIC						
Drain-Source Breakdown Voltage	V(BR)DSS	VGS=0V, ID=250μA	60			V
Threshold Voltage	VGS(th)	VDS=VGS, ID=250μA	1	1.6	25	
Gate-Body Leakage	IGSS	VDS=0V, VGS=± 2.0V			±100	nA
Zero Gate Voltage Drain Current	IDSS	VDS=48V, VGS=0V			1	μA
		VDS=20V, VGS=0V, TJ=125°C			30	
Drain-Source On- State Resistance ¹	RDS(ON)	VGS=4.5V, ID=10A		6.4	7.8	mΩ
		VGS=10V, ID=20A		4.4	5.2	
Forward Trans conductance ¹	gfs	VDS=5V, ID=16A		18		S


DYNAMIC						
Input Capacitance Output	C _{ISS}	VGS=0V, VDS=30V, f=1MHZ		1625		pF
Capacitance	C _{OSS}			438		
Reverse Transfer Capacitance Gate	C _{RSS}			25		
Resistance	R _g	VGS=0V, f=1MHZ		1.3		Ω
Total Gate Charge ²	Q _g (vgs=10V)	VDS=30V (BR)DSS, ID = 2.0A		33.5		nC
	Q _g (vgs=4.5V)			17.8		
Gate Source Charge ²	Q _{gS} (VGS=10V)			5.8		
	Q _{gS} (VGS=4.5V)			3.9		
Gate-Drain Charge ²	Q _{gd} (VGS=10V)			7.9		
	Q _{gd} (VGS=4.5V)			5.3		
Turn-On Delay Time ²	t _{d(on)}	VDS=30V, RL=1.5Ω ID=20A, VGS=10V, RGS=3Ω		7.5		nS
Rise Time ²	t _r			6		
Turn-Off Delay Time ²	t _{d(off)}			29		
Fall Time ²	t _r			7.5		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS(TJ=25°C)						
Continuous Current	I _S			60		A
Forward Voltage ¹	V _{SD}	IF=IS, VGS=0V		0.8	1.2	V
Reverse Recovery Time	T _{rr}	IF=20V, dI _f /dt=100A/μs		23		nS
Reverse Recovery Charge	Q _{rr}			60		nC

Note


- b. Pulse Test Pulse width ≤ 300usec , Duty Cycle ≤ 2% .
- c. Independent of operating production testing .




Typical Output Characteristics




On-Resistance vs G-S Voltage




Source Drain Forward Characteristics




Gate-Charge Characteristics




Normalized $V_{GS(th)}$ vs T_J




Normalized $R_{DS(on)}$ vs T_J



Capacitance



Safe Operating Area



Normalized Maximum Transient Thermal Impedance