


P-Channel High Density Trench MOSFET

Features:

- Super high dense cell trench design for low $R_{DS(on)}$.
- Rugged and reliable.
- Surface Mount package.

SOT-23-3L



PRODUCT SUMMARY

V_{DSS}	I_D	$R_{DS(on)}$ (mΩ) Max
-60V	- 3.5A	78 @ $V_{GS} = -10V$
	- 2.8A	86 @ $V_{GS} = -4.5V$

ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	- 60	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous ^a @ $T_A = 25^\circ C$ -Pulse ^b	I_D	- 3.5	A
	I_{DM}	- 15	A
Drain-Source Diode Forward Current ^a	I_S	- 2	A
Maximum Power Dissipation ^a	P_D	1.25	W
		0.75	
Operating Junction and Storage Temperature Range	T_J, T_{STG}	- 55 to 150	°C

THERMAL CHARACTERISTICS

Thermal Resistance, Junction-to-Ambient ^a	R_{thJA}	100	°C/W
--	------------	-----	------

Note :

a. Surface Mounted on FR4 Board , t = 5sec .

b. Pulse width limited by maximum junction temperature .









ELECTRICAL CHARACTERISTICS (TA = 25 °C unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ ^c	Max	Unit
OFF CHARACTERISTICS						
Drain-Source Breakdown Voltage	BVDSS	V _{GS} = 0V , I _D = -250uA	-60			V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = -48V , V _{GS} = 0V			-1	uA
Gate-Body Leakage	I _{GSS}	V _{GS} = ±20V , V _{DS} = 0V			-100	nA
ON CHARACTERISTICS^b						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = -250uA	-1	-1.5	-3	V
Drain-Source On-State Resistance	R _{DSS(on)}	V _{GS} = -10V , I _D = -3.5A		63	78	mΩ
		V _{GS} = -4.5V , I _D = -2.8A		70	86	
Forward Transconductance	g _{fs}	V _{DS} = -15V , I _D = -3A		13		S
DRAIN-SOURCE DIODE CHARACTERISTICS^b						
Diode Forward Voltage	V _{SD}	V _{GS} = 0V , I _S = -2A			-1.3	V
DYNAMIC CHARACTERISTICS^c						
Input Capacitance	C _{ISS}	V _{DS} = -15V , V _{GS} = 0V f = 1.0MHz		1013		pF
Output Capacitance	C _{OSS}			98		pF
Reverse Transfer Capacitance	C _{RSS}			77		pF
SWITCHING CHARACTERISTICS^c						
Turn-On Delay Time	t _{D(ON)}	V _{DD} = -15V , I _D = -1A V _{GEN} = -10V R _L = 15 Ω R _{GEN} = 6 Ω		5.8		ns
Rise Time	t _r			3.1		ns
Turn-Off Delay Time	t _{D(OFF)}			38		ns
Fall Time	t _f			6.7		ns
Total Gate Charge	Q _g	V _{DS} = -15V I _D = -3.5A V _{GS} = -10V		24		nC
Gate-Source Charge	Q _{gs}			3.7		nC
Gate-Drain Charge	Q _{gd}			3.3		nC

Note :

b. Pulse t : Pulse width ≤ 300us , Duty Cycle ≤ 2% .

c. Guaranteed by design , not subject to production testing .









Figure 9. Switching Test Circuit and Switching Waveforms

