

P-Channel High Density Trench MOSFET

Features:


- Super high dense cell trench design for low RDS(on).
- Rugged and reliable.
- Surface Mount package.

SOT-23



PRODUCT SUMMARY

VDSS	ID	RDS(on) (m-ohm)Max
-20V	-2.8	95 @ VGS= 4.5V
	-2.0	140 @ VGS= 2.5V



ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	VDS	-20	V
Gate-Source Voltage	VGS	± 8	V
Drain Current-Continuous ^a @ $T_A = 25^\circ\text{C}$ -Pulse	ID	-2.8	A
	IDM	-8	A
Drain-Source Diode Forward Current ^a	IS	-0.75	A
Maximum Power Dissipation ^a	PD	1.25	W
		0.75	
Operating Junction and Storage Temperature Range	TJ,TSTG	- 55 to 150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Thermal Resistance,Junction-to-Ambient ^a	RthJA	100	$^\circ\text{C/W}$
---	-------	-----	--------------------

Note

a. Surface Mounted on FR4 Board , t ≤ 10sec .

b. Pulse width limited by maximum junction temperature.



'ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ ^c	Max	Unit
OFF CHARACTERISTICS						
Drain-Source Breakdown Voltage	BV_{DSS}	$\text{V}_{\text{GS}} = 0\text{V}$, $\text{I}_D = -250\mu\text{A}$	-20			V
Zero Gate Voltage Drain Current	I_{DSS}	$\text{V}_{\text{DS}} = -20\text{V}$, $\text{V}_{\text{GS}} = 0\text{V}$			-1	μA
Gate-Body Leakage	I_{GSS}	$\text{V}_{\text{GS}} = \pm 8\text{V}$, $\text{V}_{\text{DS}} = 0\text{V}$			-100	nA
ON CHARACTERISTICS ^b						
Gate Threshold Voltage	$\text{V}_{\text{GS}(\text{th})}$	$\text{V}_{\text{DS}} = \text{V}_{\text{GS}}$, $\text{I}_D = -250\mu\text{A}$	-0.45	-0.65	-0.95	V
Drain-Source On-State Resistance	$\text{R}_{\text{DS}(\text{on})}$	$\text{V}_{\text{GS}} = -4.5\text{V}$, $\text{I}_D = -2.8\text{A}$		75	95	m-ohm
		$\text{V}_{\text{GS}} = -2.5\text{V}$, $\text{I}_D = -2.0\text{A}$		90	140	m-ohm
DRAIN-SOURCE DIODE CHARACTERISTICS ^b						
Diode Forward Voltage	V_{SD}	$\text{V}_{\text{GS}} = 0\text{V}$, $\text{I}_S = -0.75\text{A}$			-1.2	V
DYNAMIC CHARACTERISTICS ^c						
Input Capacitance	C_{iss}	$\text{V}_{\text{DS}} = -6\text{V}$, $\text{V}_{\text{GS}} = 0\text{V}$ $f = 1.0\text{MHz}$		664		pF
Output Capacitance	C_{oss}			154		pF
Reverse Transfer Capacitance	C_{rss}			129		pF
SWITCHING CHARACTERISTICS ^c						
Turn-On Delay Time	$\text{t}_{\text{d}(\text{ON})}$	$\text{V}_{\text{DD}} = -6\text{V}$, $\text{I}_D = -1\text{A}$ $\text{V}_{\text{GEN}} = -4.5\text{V}$ $\text{R}_L = 6 \text{ ohm}$ $\text{R}_{\text{GEN}} = 6 \text{ ohm}$		8.6		ns
Rise Time	t_r			3.0		ns
Turn-Off Delay Time	$\text{t}_{\text{d}(\text{OFF})}$			39.2		ns
Fall Time	t_f			11.2		ns
Total Gate Charge	Q_g	$\text{V}_{\text{DS}} = -6\text{V}$ $\text{I}_D = -2.8\text{A}$ $\text{V}_{\text{GS}} = -4.5\text{V}$		6.72		nC
Gate-Source Charge	Q_{gs}			1.12		nC
Gate-Drain Charge	Q_{gd}			1.04		nC

Note

b. Pulse Test Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.

c. Guaranteed by design, not subject to production testing.




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Breakdown Voltage Variation with Temperature




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature






Figure 6. Gate Charge



-VDS , Drain-Source Voltage (V)
 Figure 7. Maximum Safe Operating Area



-VSD , Body Diode Forward Voltage (V)
 Figure 8. Body Diode Forward Voltage Variation with Source Current





Figure 9. Switching Test Circuit and Switching Waveforms




Figure 10. Normalized Thermal Transient Impedance Curve